EIGHT-BIT INPUT/OUTPUT PORT


DESCRIPTION

The µPB8212 input/output port consists of an 8-bit latch with three-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the control and generation of interrupts to the microprocessor.

The device is multimode in nature and can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.


- FEATURES Fully Parallel 8-Bit Data Register and Buffer
 - Service Request Flip-Flop for Interrupt Generation
 - Low Input Load Current 0.25 mA Max.
 - Three State Outputs
 - Outputs Sink 15 mA
 - 3.65V Output High Voltage for Direct Interface to 8080A Processor
 - · Asynchronous Register Clear
 - Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
 - Reduces System Package Count
 - Available in 24-pin Plastic and Cerdip Packages

PIN CONFIGURATION



PIN NAMES

DI ₁ – DI ₈	Data In
DO ₁ – DO ₈	Data Out
DS ₁ , DS ₂	Device Select
MD	Mode
STB	Strobe
ĪNT	Interrupt (Active Low)
CLR	Clear (Active Low)



ѕтв	MD	(DS ₁ · DS ₂)	DATA OUT EQUALS
0	0	0	Three-State
1	0	0	Three-State
0	1	0	Data Latch
1	1	0	Data Latch
0	0	. 1	Data Latch
1	0	1	Data In
0	1	1	Data In
1	1	1	Data In

CLR	(DS1 · DS2)	STB	SR ②	INT
0	0	0	1	1
0	1	0	1	0
1	0	0	3	<u> </u>
1		0	1	1
1	0		0	0
1	1	0	1	0
1	1		0	0

Notes: ① CLR resets data latch sets SR flip-flop. (No effect on output buffer)

- ② Internal SR flip-flop
- (3) Previous data remains

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*Ta = 25°C

0°C to +70°C ABSOLUTE MAXIMUM

DC CHARACTERISTICS T_a = 0°C to 70°C; VCC = +5V ± 5%

DADAMETED	evano.	LIMITS			UNIT	TEAT COMPLETIONS
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Load Current ACK, DS2,	1 _F		-0.14	-0.25	mA	V _F = 0.45V
CR, DI ₁ - DI ₈ Inputs						
Input Load Current MD Input	lF		-0.25	-0.75	mA	VF = 0.45V
Input Load Current DS ₁ Input	lF		-0.26	-1.0	mA	VF = 0.45V
Input Leakage Current ACK,	1 _R			10	μΑ	VR = 5.25V
DS, CR, DI ₁ - DI ₈ Inputs						
Input Leakage Current MD	1 _R			30	μΑ	VR = 5.25V
Input						
Input Leakage Current DS ₁	1 _R	}		40	μΑ	VR = 5.25V
Input			l			
Input Forward Voltage Clamp	٧c		-0.85	-1.3	V	IC = -5 mA
Input "Low" Voltage	VIL			0.85	٧.	
Input "High" Voltage	ViH	2.0			٧	
Output "Low" Voltage	VOL		0.26	0.45	٧	IOL = 15 mA
Output "High" Voltage	Voн	3.65	4.0		V	IOH = -1 mA
Short Circuit Output Current	Isc	-15	-38	-75	mA	VO.= 0V
Output Leakage Current High	10			20	μΑ	V _O = 0.45V/5.25V
Impedance State						
Power Supply Current	Icc		103	130	mA	

CAPACITANCE (1) $T_a = 25^{\circ}C$; $V_{CC} = +5V$; $V_{BIAS} = 2.5V$; f = 1 MHz

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		7	12	pF	DS₁, MD
Input Capacitance	CIN		4	9	pF	DS2, CLR, STB, DI1 - DI8
Output Capacitance	COUT		6	12	pF	DO ₁ – DO ₈

Note: 1 This parameter is periodically sampled and not 100% tested

AC CHARACTERISTICS $T_a = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +5V \pm 5\%$

DADAMETER	CVMDOL	LIMITS				TEAT COMPLETIONS	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNII	TEST CONDITIONS	
Pulse Width	tpw	30			ns	Input Pulse	
Data To Output Delay	^t pd		20	30	ns	Amplitude = 2.5V	
Write Enable To Output Delay	t _{we}			40	ns	Input Rise and Fall	
Data Setup Time	t _{set}	15			ns	Times = 5 ns	
Data Hold Time	th	20			ns	Between 1V and 2V	
Reset to Output Delay	t _r			40	ns	Measurement made	
Set To Output Delay	ts			30	ns	at 1.5V with 15 mA	
Output Enable/Disable Time	t _e /t _d			45	ns	and 30 pF Test Load	
Clear To Output Delay	t _C			55	ns	2	

Notes: ① R₁ = $300\Omega/10K\Omega$; R₂ = $600\Omega/1K\Omega$

② $R_1 = 300\Omega$; $R_2 = 600\Omega$

μPB8212

Data Latch

FUNCTIONAL DESCRIPTION

The 8 flip-flops that compose the data latch are of a "D" type design. The output (Q) of the flip-flop follows the data input (D) while the clock input (C) is high. Latching occurs when the clock (C) returns low.

The data latch is cleared by an asynchronous reset input (CLR).

(Note: Clock (C) Overrides Reset (CLR).)

Output Buffer

The outputs of the data latch (Q) are connected to three-state, non-inverting output buffers. These buffers have a common control line (EN); enabling the buffer to transmit the data from the outputs of the data latch (Q) or disabling the buffer, forcing the output into a high impedance state (three-state).

This high-impedance state allows the designer to connect the μ PB8212 directly to the microprocessor bi-directional data bus.

Control Logic

The μ PB8212 has four control inputs: \overline{DS}_1 , DS₂, MD and STB. These inputs are employed to control device selection, data latching, output buffer state and the service request flip-flop.

DS₁, DS₂ (Device Select)

These two inputs are employed for device selection. When \overline{DS}_1 is low and DS_2 is high $(\overline{DS}_1 \cdot DS_2)$ the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

Service Request Flip-Flop (SR)

The (SR) flip-flop is employed to generate and control interrupts in microcomputer systems. It is asynchronously set by the $\overline{\text{CLR}}$ input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output (Q) of the (SR) flip-flop is connected to an inverting input of a "NOR" gate. The other input of the "NOR" gate is non-inverting and is connected to the device selection logic ($\overline{DS}_1 \cdot DS_2$). The output of the "NOR" gate (\overline{INT}) is active low (interrupting state) for connection to active low input priority generating circuits.

MD (Mode)

This input is employed to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is in the output mode (high) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic $(\overline{DS}_1 \cdot DS_2)$.


When MD is in the input mode (low) the output buffer state is determined by the device selection logic $(\overline{DS}_1 \cdot DS_2)$ and the source of clock (C) to the data latch is the STB (Strobe) input.

STB (Strobe)

STB is employed as the clock (C) to the data latch for the input mode (MD = 0) and to synchronously reset the service request flip-flop (SR).


Note that the SR flip-flop triggers on the negative edge of STB which overrides CLR.

TIMING WAVEFORMS




TEST CIRCUIT

Note: 1 Including Jig and Probe Capacitance




μ PB8212



μPB8212

PACKAGE OUTLINE μPB8212C




G M 0-15°

(PLASTIC)

ITEM	MILLIMETERS	INCHES
Α	33 MAX	1.3 MAX
В	2.53	0.1
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
Ε	27.94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
н	0.5 MIN	0.02 MIN
I	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
К	15.24	0.6
L	13.2	0.52
м	0.25 ^{+0.10} -0.05	0.01 +0.004 -0.0019

μPB8212D'



(CERDIP)

ITEM	MILLIMETERS	INCHES
Α	33.5 MAX.	1.32 MAX.
В	2.78	0.11
С	2.54	0.1
D	0.46	0.018
E	27.94	1.1
F	1.5	0.059
G	2.54 MIN.	0.1 MIN.
н	0.5 MIN.	0.019 MIN.
I	4.58 MAX.	0.181 MAX.
J	5.08 MAX.	0.2 MAX.
К	15.24	0.6
. L	13.5	0.53
М	0,25 ^{+0.10} -0.05	0.01 ^{+0.004} -0.002

NOTES