

256-BIT BIPOLAR PROM (32X8)

82S23 (O.C.)/82S123 (T.S.)

82S23-F,N • 82S123-F,N

DESCRIPTION

The 82S23 and 82S123 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S23 and 82S123 devices are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.


These devices include on-chip decoding and 1 chip enable input for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S23 and 82S123 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S23/123, N or F, and for the military temperature range (-55°C to +125°C) specify S82S23/123, F only.

FEATURES

- Address access time:
N82S23/123: 50ns max
S82S23/123: 65ns max
- Power dissipation: 1.3mW/bit typ
- Input loading:
N82S23/123: -100µA max
S82S23/123: -150µA max
- On-chip address decoding
- Output options:
82S23: Open collector
82S123: Tri-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


PIN CONFIGURATION



APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Format conversion
- Hardwired algorithms
- Random logic
- Code conversion

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC}	+7	Vdc
V _{IN}	+5.5	Vdc
V _{OH}	+5.5	Vdc
V _O	+5.5	Vdc
T _A	Temperature range	°C
T _{STG}	Operating	0 to +75
	N82S23/123	-55 to +125
T _{STG}	S82S23/123	-65 to +150
	Storage	-65 to +150

256-BIT BIPOLAR PROM (32X8)

82S23 (O.C.)/82S123 (T.S.)

82S23-F,N • 82S123-F,N

DC ELECTRICAL CHARACTERISTICS N82S23/123: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S82S23/123: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TEST CONDITIONS ¹	N82S23/123			S82S23/123			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	
V _{IL} V _{IH} V _{IC}	Input voltage Low High Clamp			0.85			0.8	V
		2.0	-0.8	-1.2	2.0	-0.8	-1.2	
	I _{IN} = -18mA							
V _{OL} V _{OH}	Output voltage Low High			0.45			0.5	V
	I _{OUT} = 16mA C _E = Low, I _{OUT} = -2mA, High stored	2.4			2.4			
I _{IL} I _{IH}	Input current Low High			-100 50			-150 50	μA
	V _{IN} = 0.45V V _{IN} = 5.5V							
I _{OLK} I _{O(OFF)}	Output current Leakage (82S23) Hi-Z state (82S123)			40 40			50 50	μA
	C _E = High, V _{OUT} = 5.5V C _E = High, V _{OUT} = 5.5V C _E = High, V _{OUT} = 0.5V			-40 -90			-50 -100	μA
I _{OS}	Short circuit (82S123)	-20			-20			mA
	V _{OUT} = 0V							
I _{CC}	V _{CC} supply current		65	77		65	85	mA
C _{IN} C _{OUT}	Capacitance Input Output		5 8			5 8		pF
	V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V							


AC ELECTRICAL CHARACTERISTICS R₁ = 270Ω, R₂ = 600Ω, C_L = 30pF¹
N82S23/123: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S82S23/123: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER	TO	FROM	N82S23/123			S82S23/123			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	
T _{AA} ³ T _{CE}	Access time Output Output	Address Chip enable		35 25	50 35		35 25	65 40	ns
T _{CD}	Disable time Output	Chip disable		25	35		25	40	ns


NOTES

- 1 Positive current is defined as into the terminal referenced.
- 2 Typical values are at V_{CC} = 5.0V, T_A = +25°C.
- 3 Tested at an address cycle time of 1μsec.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



256-BIT BIPOLAR PROM (32X8)

82S23 (O.C.)/82S123 (T.S.)

82S23-F,N • 82S123-F,N

PROGRAMMING SYSTEM SPECIFICATIONS⁴ $T_A = 25^\circ\text{C}$. (Testing of these limits may cause programming of device.)

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V _{CCP}	Power supply voltage To program ¹	I _{CCP} = 425 ± 75mA, Transient or steady state			V
V _{CCVH} V _{CCVL}	Verify limit Upper Lower	5.3 4.3		5.7 4.7	V
V _S I _{CCP}	Verify threshold ² Programming supply current	1.4 350		1.6 500	V mA
V _{IH} V _{IL}	Input voltage High Low	2.4 0		5.5 0.8	V
I _{IH} I _{IL}	Input current High Low			50 -500	μA
V _{OPF}	Forced output voltage (program) ³	I _{OPF} = 200 ± 20mA, Transient or steady state			V
I _{OPF}	Forced output current (program)	180		220	mA
T _R	Output pulse rise time	10			μs
t _P	$\overline{\text{CE}}$ programming pulse width	100		125	μs
t _D	Pulse sequence delay	5			μs
t _V	$\overline{\text{CE}}$ verify pulse width	1			μs
T _{PVA}	Address program-verify cycle			1	ms
T _{PVM}	Memory program-verify time (continuous)			20	sec
F _L	Fusing attempts per link			1	cycle

PROGRAMMING NOTES

- 1 Bypass V_{CC} to GND with a 0.01μF capacitor to reduce voltage spikes
- 2 V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- 3 This voltage should be maintained within specified limits during the entire fusing cycle. For a transient current of 150mA, limit voltage spikes to a maximum slew rate of 2V/μs, and 10μs maximum recovery.
- 4 These are specifications which a Programming System must satisfy in order to be qualified by Signetics. They contain new limits for minimizing total device programming time, which supersede but do not obsolete the performance requirements of previously manufactured programming equipment.

PROGRAMMING PROCEDURE


1. Terminate all device outputs with a 10kΩ resistor to V_{CC}. Apply $\overline{\text{CE}} = \text{High}$.
2. Select the Address to be programmed, and raise V_{CC} to V_{CCP}.
3. After t_D delay, apply V_{OPF} to the output to be programmed. Program one output at the time.
4. After t_D delay, pulse the $\overline{\text{CE}}$ input to logic low for a time t_P.
5. After t_D delay, remove V_{OPF} from the programmed output.
6. Repeat steps 3 through 5 to program other bits at the same address.
7. To verify programming of all bits at the same address after t_D delay lower V_{CC} to V_{CCVL} and apply a logic low level to the $\overline{\text{CE}}$ input. All programmed outputs should remain in the logic high state.
8. After t_D delay, repeat steps 2 through 7 to program and verify all other address locations.
9. After t_D delay raise V_{CC} to V_{CCVH} and verify all memory locations by applying a logic low level to $\overline{\text{CE}}$, and cycling through all device addresses.

256 BIT BIPOLAR PROM (32X8)


82S23 (O.C.)/82S123 (T.S.)

82S23-F,N • 82S123-F,N

TYPICAL FUSING PATH



TYPICAL PROGRAMMING SEQUENCE



*Programming verification at both high and low V_{CC} margins is optional. For convenience, verification can also be executed at the operating V_{CC} limits specified in the dc characteristics.

PROGRAMMABLE ARRAY LOGIC

Programming Features: PROMs (NiCr)

Programming Procedure

1. Apply the desired address to the inputs.
2. Enable Inputs may be left at any state.*
3. Apply 5.5 V to V_{CC}.
4. Apply V_{pp} to the program pin. (This step is not used on the 32 x 8 PROM).*
5. Apply V_{OUT} to the output to be programmed (Program only one output at a time).
6. Remove V_{OUT}.
7. Remove V_{pp}.
8. Verification may be performed after each bit or word or after completing the programming of all memory locations.

*The 5330/1 and 6330/1 do not have a program pin. For these devices the output only is used in programming a particular selected bit and the device must be in the disabled state.

Optimized Programming Algorithm


1. Pulse all fuses to be programmed with single, minimum voltage programming pulses (line 1 in the table).
2. Verify all fuses at low V_{CC} (4.2 V). During this step, unprogrammed fuses are pulsed up to eight more times (see table).
3. Re-verify at low V_{CC} (4.2 V) and high V_{CC} (6 V)

Pulse Number	Program Pin Voltage	Output Voltage
1 to 3	27 V	20 V
4 to 6	30 V	23 V
7 to 9	33 V	26 V

Verification Procedure

1. Enable the device.
2. To verify low-state:
 - 2A. Apply an address where the output should be low.
 - 2B. Apply 4.2 V to V_{CC}.
 - 2C. Load the output with I_{OL} = 12 mA.
 - 2D. Check that the output is less than 0.8 V.
3. To verify High-state:
 - 3A. Apply an address where the output should be high.
 - 3B. Apply 6 V to V_{CC}.
 - 3C. Load the output with I_{OH} = 0.3 mA.
 - 3D. Check that the output is higher than 4.5 V.

Programming Timing



Programming Parameters (Do not test these parameters or you will program the device)

Symbol	Parameter	Conditions T _A = +25 °C	Figure	Limits			Unit
				Min	Typ	Max	
t _R	Slew rate of Programming Pulses †			0.3		0.5	V/μs
V _{CCP}	V _{CC} during Programming			5.4	5.5	5.6	V
	Maximum Duty Cycle					25	%
V _{pp}	Programming Voltage on Program Pin*		1	27		33	V
V _{OUT}	Programming Voltage on Output Pin*		1	20		26	V
t _{D1}	Delay between V _{pp} and V _{OUT}		1	0	10	20	μs
t _{D2}			0	0.5	1		
t _p	Pulse Width of V _{OUT}		1	10		25	μs
V _{OLV}	V _{OL} during verification	Chip enabled I _{OL} = 12 mA V _{CC} = 4.2 V	2			0.8	V
V _{OHV}	V _{OH} during verification	Chip enabled I _{OH} = 0.3 mA V _{CC} = 6 V	2	4.5			V

† Voltage supply must be capable of supplying at least 240 mA

* Leading edge of V_{pp} and V_{OUT}

PROGRAMMING

Programming Features: PROMs (TiW)

Programming Description

To program a particular bit normal TTL levels are applied to all inputs. Programming occurs when:

1. VCC is raised to an elevated level.
2. The output to be programmed is raised to an elevated level.
3. The device is enabled.

In order to avoid misprogramming the PROM only one output at a time is to be programmed. Outputs not being programmed should be left open or connected to VCC (4.2 V to 6.2 V) via 5K Ω resistors.

Programming Sequence

The sequence of programming conditions is critical and must occur in the following order:

1. Select the appropriate address with chip disabled.
2. Increase VCC to programming voltage.
3. Increase appropriate output voltage to programming voltage.
4. Enable chip for programming pulse width.
5. Decrease VOUT and VCC to normal levels.

Programming Timing

In order to insure the proper sequence, a delay of 100 ns or greater must be allowed between steps. The enabling pulse must not occur less than 100 ns after the output voltage reaches programming level. The rise time of the voltage on VCC and the output must be between 1 and 10 V/μs.

Verification

After each programming pulse verification of the programmed bit should be made with both low and high VCC. The loading of the output is not critical and any loading within the DC specifications of the part is satisfactory.

Additional Pulses

Up to 10 programming pulses should be applied until verification indicates that the bit has programmed. After verification an additional 5 programming pulses must be applied to insure the reliability of the programmed bit.

Programming Registered PROMs

The asynchronous registered PROM is programmed in the same manner as standard PROMs. The synchronous registered PROM is programmed in similar fashion with one exception: the program enable is registered and therefore must be blocked.

Programming Waveforms




Figure 1

Note: Programming pulse t_{pw} is applied for 5 additional pulses after verification indicates a bit is blown.

Programming Parameters (Do not test these parameters or you may program the device)

Symbol	Parameter	Recommended Value			Unit
		Min	Typ	Max	
VCCP	Required VCC for programming	10.5	11.0	11.5	V
VOP	Required output voltage for programming	10.5	11.0	11.5	V
tR	Rise time of VCC or VOUT	1.0	5.0	10.0	V/μs
I _{CCP}	Current limit of VCCP supply	800	1000	—	mA
I _{OP}	Current limit of VOP supply	15	20	—	mA
tPW	Programming pulse width (enabled)	9	10	11	μs
VCC	Low VCC for verification	4.2	4.3	4.4	V
VCC	High VCC for verification	5.8	6.0	6.2	V
MDC	Maximum duty cycle of VCCP	—	25	25	%
tD	Delay time between programming steps	100	120	—	ns
VIL	Input low level	0	0	0.5	V
VIH	Input high level	2.4	3.0	5.5	V